Abstract
Introduction
Extensive research has been done on automatic circuit sizing for minimizing delay under an area or power constraint, using both model based [2] and simulation based [1] approaches. While these approaches have been very successful, they assume deterministic gate delay models and invariably result in large number of equally critical paths that form a wall in the path delay histogram [13] . As we scale technology to the sub-100nm feature size, both intrinsic device variations and process lithography control issues are increasing the statistical variability of each gate in a circuit [4] . This delay variation causes the expected delay for a circuit, which is the expected value of the maximum of all the path delays, to grow larger as the wall of critical paths gets taller. Statistical Static Timing Analysis (SSTA) using Monte Carlo simulations show that such deterministic optimization drives the sizing into an extremely variation sensitive corner. On the other hand, guard banding -designing the circuit to meet specs in the worst-case corner, results in an exceedingly pessimistic timing estimate, due to the inherent assumption of complete correlation among all the gates. Figure 1 compares the delay of a deterministically optimized 32 bit adder as estimated by Deterministic Static Timing Analysis (DSTA) using typical and worst case models to the delay distribution of the same circuit obtained after Monte Carlo SSTA.
Clearly, the statistical variability causes a significant error, about 20%, if we look at the difference between the estimated deterministic delay and the mean of the expected delay with statistical variations. The error is even larger if we want the delay that say 90% of the distribution will meet. This large error has led a number of researchers to create statistical timing analyzers, using approaches that range from Monte Carlo analysis to propagating delay Probability Distribution Functions (PDFs) through the netlist [10, 11, 12] . While these techniques have been successfully integrated into SSTA, it is less clear how to extend these techniques to solve the circuit sizing problem. Furthermore, while they are clearly needed to accurately estimate the timing of these circuits, it is less clear that this degree of fidelity is needed to optimize their device sizes.
Our approach is based on the intuition that the circuit sizing problems tend to have large relatively flat minima. The sizer mostly needs to avoid making bad choices (or having variation push the solution into a bad case) rather than choosing the precisely correct value. As a result we took a different approach to the problem. We asked what small changes could we add to the current sizing approach to improve its performance when dealing with circuits with statistical variation. Our goal was to see how well we could do by extending current optimization techniques. Following this approach, the new uncertainty aware sizing algorithm we present here is an extension of the deterministic method. We augment the gate delay models using margins related to the standard deviation. The path delays at converging nodes are combined using the soft maximum function in order to correctly capture the statistical behavior of the ¡ £ of a set of random variables.
The next section provides a quick overview of the sizing problem, and reviews the solution for deterministic circuits. These techniques are then extended in ¥ 3 to provide the optimizer some indication of the uncertainty of each gate delay. While the techniques in ¥ 3 can be used with any delay model, the models we used for the expected delay and the sigma of the delay are described in subject to
Here I P R S is a given limit on total circuit area, X is the vector of transistor sizes (or cell sizes in case of standard cell design) and
, a set of constraints on its device sizes, signal slopes, and delay propagation from its inputs to the output. For instance, Figure 2 shows a typical gate for which we can write: is a generalized posynomial [20] , this becomes a geometric program, which can be efficiently solved using convex optimization techniques.
Sizing for Robust Design
In presence of variations each and results in many equally critical paths, which is mainly responsible for the statistical delay spread. The exact statistical sizing problem considering detailed distribution and propagation of each gate delay is computationally intractable. We want to achieve statistical tuning without having to propagate PDFs but instead, propagate a delay number that represents the tail of the distribution.
Augmenting the mean delay
We propose to use gate delays
in (2) ) to account for the variation and uncertainty in the gates delays. We call ¡ V margin coefficients. This can be interpreted as adding a delay penalty term to each gate that is proportional to its delay uncertainty. (2) is a maximum of a set of input delays that are random, the distribution of
Use of soft maximum
is shifted to the right of all the input delay distributions. This shift is more pronounced when several of the input arrival time distributions are near the maximum, and negligible when, say, one of the inputs arrive much later than the others. To take into account the right shift caused by taking the maximum of a set of random variables, we propose to use a soft maximum function
where ! is the exponent that represents the penalty for closeness of arguments and the sum accounts for increase in uncertainty with every extra input. This steers the optimizer away from making the paths equally critical. The soft max retains in spirit the fact that under variations even a path with smaller mean can contribute to the delay spread at the converging node, while it asymptotically approaches the ¡ £ function. Combining the two techniques we can write (2) for the gate in Figure 2 as:
Since these techniques retain the computational merits of the deterministic sizing problem (like sparsity), the algorithm is easily scalable to larger circuits. Moreover, if the of gate delays are generalized posynomials (which is the case if we use the Elmore delay model [6] , the velocity saturated delay model [8] , or curve fit model [2] ), then the problem can be cast as a generalized geometric program (GGP) [20] , which can be solved globally with great efficiency. A crude search loop in the ! % ¡ space around the basic optimization routine can easily be implemented to obtain the best statistical sizing (as validated by SSTA). from 0.7 to 1.3 and The plots in figures 3 shows that our Of course, in a real netlist, the number we obtain for the signal arrival time 1 at any net, using our heuristic, is certainly not the exact 1 (for a specific # ) on its timing distribution. It just represents a measure of the criticality of the arrival time to the overall delay. The timing results we present are always from a SSTA done after the robust optimization; SSTA is the only trustworthy method for comparing results. We use our soft max function, and the simple augmented delay expression only to design the circuit, and not to analyze it.
Statistical Delay Model
While the above techniques can be used with a number of different timing models, we have been using a simple analytical model to estimate delays. Ideal quadratic transistors can be nicely modeled as resistors [7] , but all modern transistors are current velocity saturated. Although this makes the analysis a little more difficult, it is still possible to create simple, accurate analytical timing models, that are compatible with GP solvers. Our model uses Channel Connected Component (CCC) as the basic gate structure. This is a group of transistors that have their source/drain connected, with some transistors connecting to 
Mean Delay Model
We have extended the Meyer velocity saturated current model described in [5, 8] to obtain the delay of CMOS CCCs. In this model, the current . While formulating the gate delay constraints, the added delay due to # ! is absorbed in the delay of the fan-in gate.
If the input is at the bottom of the chain, then it has to discharge all the intermediate nodes. In this case we decompose the fall delay as sum of fall delays where each intermediate capacitor is discharged by the chain below it, just like in the Elmore delay calculation. The accuracy of the delay model remains well within 8% for chains of upto 4 transistors, for reasonable and taking the maximum of these delays, for static problem formulation. The mean delay of a CCC thus obtained is a generalized posynomial [20] of its transistor widths. For ISCAS'85 circuits, the cell size are design variables. The cell delay models are obtained using posynomial fitting [20] on the cell library data.
Standard Deviation Model
We use Pelgrom's model [3] for the variation of a device current, which states that parameter variations tend to reduce as the area of the fabricated MOS structure increases. We extend this idea to the chain of transistors by expressing the relative 
Results
The optimization algorithm was tested on two custom 32 bit adders, a Kogge-Stone (KS) and a Ladner-Fischer (LF) [17] equivalent to that of a single minimum length transistor with
For ISCAS'85 cell based design the 15% variation was for the minimum sized cell. Internal wire capacitances, wherever significant, are also included in the optimization. The circuits were optimized under identical load, area and other constraints for deterministic and statistical cases. For custom circuits, the area is the sum of the widths of all devices while for ISCAS circuits, it is the sum of all cell areas modeled from the library as a function of cell sizes. Signal slew rate constraints are indirectly provided by constraining the delay per logic stage, which is GGP friendly. The optimizations are done using the MOSEK [21] convex optimization package.
The results of Monte Carlo timing analysis are shown in Table 1 . Figure 4 shows the PDFs of the delay of 32-bit LF adder [17] along with the 4 6 points. The improvement in is quite significant after statistical sizing. The improvement in c880 is not significant due to lack of freedom caused by having only one size represent the entire cell and one cell containing possibly multiple CCCs sized to a fixed ratio.
We have observed that the results are very weakly dependent on the kind of distribution, but are slightly dependent on the model used for . So a crude search suffices, drastically reducing the optimization time. Each iteration typically consists of about 300s for optimization and 30s for 10000 sample Monte Carlo on a 2GHz Pentium PC with 1GB memory, for the presented circuits. Figure 5 shows the © vs.
scatter plots of all the path delays in the LF adder for deterministic and statistical sizing. Clearly, the wall in the deterministic case is broken and the variation reduced for the statistical case at the expense of increased mean deterministic delay.
Conclusions
Statistical variations in device parameters will likely continue to worsen as we scale technology. It will be critical to account for these variation in both analog and digital circuits. While accurately accounting for uncertainty while sizing a digital circuit is difficult, we have shown that a few simple heuristics improve the expected performance of the resulting circuit, and can be easily fit into today's optimization tools. Our method adds a penalty to each gate that is proportional to its uncertainty, and then changes the max function to account for the added delay that occurs when a set uncertain inputs with similar expected times combine. Our method attempts to strike a balance between the goal of having the smallest delay for a given area or power, or vice versa, and preventing excessive downsizing of non critical paths that lead to new critical paths. We are currently working on extending this framework to optimize other transistor and circuit parameters, like to better optimize our designs.
